

## SCOPE

This specification covers the detailed requirements for a high resolution video display chip utilizing BMOS technologics. This device is intended for use in low end 6502-based personal home computer systems.

The TED chip is a 48 pin device which controls video output, system timing, dynamic RAM control, ROM chip selects, and keyboard control. The TED contains 34 control registers which are accessed through the standard 6502 microprocessor data bus. It will access up to 64K of memory for display information.

		TITLE		
COMMODORE				
		1		
Z DRAWING NO.	REV	<u> </u>		

#### CHARACTER MODES

In any of the character modes, the TED chip displays 25 lines of 40 characters per line. Each character on the screen can be set to any of 16 possible colors, with 8 possible luminance levels.

The character pointers in the VIDEO MATRIX determine what character will be displayed in a particular place. Associated with each location of the video matrix is an 8 bit color memory location, called the ATTRIBUTE byte. The attribute byte determines the color, luminance level, and whether that character will flash.

The TED chip fetches character pointers from the area of memory known as the VIDEO MATRIX area, and color information from the ATTRIBUTE area. The video matrix consists of 1000 consecutive locations in memory, each of which contains an 8 bit character pointer. The location of the video matrix is determined by the VIDEO MATRIX BASE REGISTER in the TED (bits 3-7 of Register #20), which provides the 5 MSB of the video matrix address (AL5-All). The address Al0 is always set to a 1. This gives 32 possible locations for the start of the video matrix.

The following chart makes this clear:

BASE ADDRESS	LOCATION	BASE ADDRESS	LOCATION
99991 99911 99199 99191 99191 91919 91911 91919 91911 91199 91111	\$0400 \$0000 \$1400 \$1000 \$2400 \$2400 \$3400 \$3000 \$3400 \$4400 \$5400 \$5400 \$6000 \$7400 \$7000	1999 1991 1991 1991 1919 1919 1911 1199 1191 11919 11191 1119	\$8400 \$8000 \$9400 \$9000 \$A400 \$A000 \$B400 \$0000 \$C400 \$C400 \$C400 \$C000 \$C400 \$C000 \$C400 \$C000 \$C400 \$C000 \$C400 \$C000 \$C400 \$C000
		11111	ŞFCØØ

Each memory location in video matrix is used as a pointer to the actual character dot data which makes up the characters. The eighth (MSB) bit of each of the character pointers (VM7) can be interpreted in two different ways. If the RVS on bit of TED Register 7 is a Ø, the MSB of the video matrix (VM7) will determine if the character will be displayed reversed or not. If VM7 is set to Ø, the character will be displayed normally. If VM7 is set to a l, the character at that location will be displayed in reverse. Use of this feature limits the number of different character definitions to 128. If the RVS ON bit is set to a l, the reverse feature feature is turned off, which allows the use of 256 different character definitions.

7		TITLE			
COMMODORE					
ZE DRAWING NO.	REV				
		SCALE	SHEET	3	OF

#### VIDEO MATRIX ADDRESS

# ALS AL4 AL3 AL2 ALL ALØ A9 A8 A7 A6 A5 A4 A3 A2 AL AØ VM4 VM3 VM2 MV1 VMØ L VC9 VC8 VC7 VC6 VC5 VC4 VC3 VC2 VC1 VCØ

The ATTRIBUTE memory also consists of 1000 consecutive locations, and contains the FLASH bit, the 4 bits of color and the 3 bits of luminance for each character location. The location of the attribute memory is also controlled by the VIDEO MATRIX base register. Like the video matrix, the upper 5 bits of the address of the attributes are the VIDEO BASE REGISTER. However, for attribute memory, AlØ is always set to a Ø, so is always lK below the video matrix. For example, if the video matrix is at \$0000, the attribute bytes are at \$0000.

#### ATTRIBUTE MEMORY ADDRESS

A15	A14	Al3	A12		A8				Al	AØ
VM4	VM3	VM2	VMI						VCl	VCØ

Each character is matrix of 8 by 8 dots, stored in the character RCM as 8 consecutive bytes. The location of this CHARACTER memory is set by CB4 to CB0 of TED Register 19. These bits are used as the 5 most significant bits of the character base address. The next 8 bits of the address of a particular character pattern come from the value of that particular location in the video matrix. (The last 3 bits come from a counter.)

## CHARACTER DATA ADDRESS

A15	Al4	A13	Al2	All					A6			A2	Al	AØ
<b>G</b> 5	<b>B</b> 4	<b>B</b> 3	CB 2	Œ1	VM7	VM6	VM5	VM4	VM3 bit o	VM2				

#### STANDARD CHARACTER MODE

In standard character mode, the character display is an 8 dot horizontal by 8 dot vertical character location formatted in 25 rows of 40 characters per row. Each character location in the video matrix has a unique color set by its attribute byte and share a common background color. Eight sequential bytes from character memory are displayed directly on the 98 lines of each character location. A '0' bit causes the color/luminance in background color register 0 to be used; a '1' bit causes the color/luminance of the associated byte of attribute memory to be displayed.

1	background reg Ø, bits Ø-3 attribute bits Ø-3	bkgd reg 0, bits 4-6 attribute bits 4-6
COMMODO		
ON PHIWARD ES	REV	SHEET 4 OF 22

#### MULTICOLOR CHARACTER MODE

Multicolor character mode provides additional color flexibility (up to four colors per character location) at a cost reduced horizontal resolution. Multicolor mode is selected by setting the multicolor bit (TED Register 7) to a 1. This causes the data in character memory to be interpreted in a different manner. When in multicolor mode, if, bit 3 of the attribute byte is a Ø the character at that location will be displayed as normal (hires) character. If bit 3 of the attribute is a 1, that character will be displayed as a multicolor character. This alllows the two character types to be mixed on a single screen. Only the first 8 colors are available as foreground colors, however. When a character is displayed in multicolor, the character data is defined as eight sequential bytes of character, with 4 dot pairs per byte. The character is displayed as a 4 by 8 dot matrix, with the horizontal dots twice as wide as in standard character mode. The dot pairs are interpreted as follows:

dot pair	color source	luminance source
ଷଷ	bkgd reg 0, bits 0-3	bkgd reg Ø, bit 4-6
Øl	bkgd reg 1, bits @-3	bkgd reg 1, bits 4-6
10	bkgd reg 2, bits Ø-3	bkgd reg 2, bits 4-6
11	attribute bits Ø-2	attribute bits 4-6-

Each character location can contain 4 colors, one unique to the character location, the other 3 in common with all other characters on the screen.

#### EXTENDED COLOR MODE

EXTENDED COLOR MODE allows the individual selection of both background and foreground colors in each character location on the screen. Each character location can select one of the 16 foreground colors and one of 4 available background registers. The character dot data is displayed as in standard color mode (with foreground color/luminance determined by the attribute for a '1' data bit), but the two MSB of the character pointer are used to select the background color/luminance for that screen location. Since the 2 MSB of the character pointer are in use, this means that only the first 64 character definitions in the character memory are available. (The TED chip forces AlØ and A9 to Ø).

#### BACKGROUND COLORS Bits 6 & 7 color source luminance source character mointer 99 bkgd reg 0, bits 0-3 bkgd reg Ø, bits 4-6 Øl bkgd reg 1, bits 0-3 bkgd reg 1, bits 4-6 10 bkgd reg 2, bits Ø-3 bkgd reg 2, bits 4-6 bkgd reg 3, bits 4-6 11 bkgd reg 3, bits 0-3

	2	TITLE				
COMMODORE						
E DRAWING NO.	REV					_
		SCALE	SHEET	5	OF	2

In bit map mode there is a one to one correspondence between each displayed dot and memory bit. Standard bit map mode provides a screen resolution of 320 dots by 200 vertical dots. Each 8 by 8 square (corresponding to the character locations in standard character mode) can have an individually controlled background and foreground color.

The start of the bit map data area comes from the BIT MAP BASE register. The 3 bits of the bit map base are used as the Al5-Al3 of the address. The bit map data area is 8K, therefore bit map areas must start on 8K boundaries.

BIT MAP BASE	ADDRESS
<i>ଷଷଷ</i>	\$0000
001	\$2000
ØlØ	\$4000
Ø11	\$6000
100	\$8000
101	ŞAGGG
110	\$C999
111	SEGGG

When in bit map mode, both the video matrix and the attribute memory are used for color data. The address of the bit mapped data is formed by combining the 3 bit BIT MAP BASE register as the MSB of the data address with the 10 bit character position counter and the 3 bit raster counter. This addressing scheme results in each 8 sequential memory locations being formated as an 8 by 8 block on the video display, something like this:

	byte Ø	byte 8	byte	≥ 16								
	byte 1	byte 9	byte	e 16		••••	• • • • •	••••		• • • • •	pyte	312
	byte 2	byte 10	barto	⊇ 17	• • • • •		• • • • •	••••	• • • • •	• • • • •	byte	313
	byte 3	byte 11	27.5	= TO							bute	374
	byte 4		DYCE	- 10							byte	315
		byte 12	ביין ער	- 20						ال با تو بوست	bute	315
	byte 5	byte 13	byte	21	• • • • •						hute	317
	byte 6	byte 14	byte	22						••••	> y c =	210
	byte 7	byte 15	byte	23		at Robert to As and		••••	• • • • •	• • • • •	DACE	314
			4	23		• • • • •	• • • • •	••••	• • • • •	• • • • •	pyte	319
	byte 320	byte 328	3 hirte	336							5	
	byte 321	byte 329		336		• • • • •	• • • • •	• • • • •	• • • • •		byte	632
	byte 322										hute	633
	Aller I aller a least a lea	byte 330	ביייייייייייייייייייייייייייייייייייייי							2 0 700 1	hute	634
	byte 323	byte 331									bute	635
	byte 324	byte 332	2 byte	340							bita	626
	byte 325	byte 333	byte	341					• • • • •	• • • • • •	oy ce	030
	byte 326	byte 334	bvte	342		• • • • •	• • • • •	• • • • •	• • • • •	• • • • • !	oyte	63/
	byte 327	byte 335		342	• • • • •	• • • • •	• • • • •	• • • • •	• • • • •	l	byte	638
6	tc.	-1 00 000	, 2716	343	••••	• • • • •	• • • • •	• • • • •	• • • • •		oyte	639
		ho <b>ran</b> raaa										
	or it could	e represen	rted like	this:)								
	15 11/ 110		a n ee									
A	15 Al4 Al3	Al2 All	AlØ A9	A8	A7	A6	A5	A4	A3	A2	7.4	AG

COMMODORE		TITLE				
TE DRAWING NO.	REV					
		SCALE	SHEET	6	OF	22

BB2 BB1 BB0 CP9 CP8 CP7 CP6 CP5 CP4 CP3 CP2 CP1

A3

CPØ

A2

Al

VS2 VS1

AØ

VSØ

When in standard bit map mode, the color information is derived from the data stored in the video matrix, while the luminance information comes from the attribute data. This allows for 2 colors to be independently selected in each 8 by 8 area. When the bit to be displayed is a '0', the color of the dot output is set by the lower 4 bits of the video matrix; the luminance is selected by bits 4-6 of attribute memory. When a bit to be displayed is a '1', the color is set by the upper 4 bits of the video matrix; the luminance is set by bits 0-2 of attribute memory.

đot	color source		luminance	source
Ø	video matrix bits	Ø-3	attribute	bits 4-6
1	video matrix bits	4-6	attribute	bits 0-2

#### MULTICOLOR BIT MAP MODE

MULTICOLOR bit map mode bears the same relationship to standard bit map mode as multicolor character mode does to standard character mode. Multicolor bit map mode allows greater color selection at the cost of horizontal resolution. Using multicolor mode, up to four different colors can be displayed in each 8 by 8 bit block.

The bit map data area is addressed exactly the same as in standard bit map mode. The dot data and color information is interpreted differently, however.

Multicolor bit map mode is selected by setting both the multicolor bit and the bit map bit to 'l'.

As in multicolor character mode, multicolor bit map mode uses the concept of 'dot pairs' to specify one of our pixel colors. Sinc two bits select one dot color, the horizontal resolution is halved (160H by 200V). Each multicolor pixel is twice as wide as hires pixel.

dot pair	color source	luminance source
ØØ	bkgd reg Ø, bits 0-3	bkgd reg 0, bits 4-6
Øl	video matrix bits 4-7	attribute, bits 4-6
10	video matrix bits 0-3	attribute, bits 4-6
11	bkgd reg 1, bits 0-3	bkgd reg 1, bits 4-6

		TITLE				
COMMODORE						
I DRAWING NO.	REV	<b></b>				
		SCALE	SHEET	7	OF	2.

#### ADDITONAL FEATURES

#### Hardware Cursor

The hardware cursor is controlled by a 10 bit cursor compare register (Register 12 and 13). This allows 1024 possible positions. Setting the cursor compare register bits to a value from 0 to 999 results in the cursor appearing in the specified location (the top left corner of the screen is 0, the bottom right corner is 999, etc.). The cursor will blink at the rate of 2Hz, by switching the foreground and background colors in that location. Note: The hardware cursor can only appear during standard character mode.

#### Flash

The TED chip provides the ability to Flash any or all characters on the screen when using standard character mode, when the TED chip Flash bit is enabled. Flash is selected on a character by character basis, via the MSB of the attribute memory location for that character. When a character is flashing the foreground color of that character will turn off (change to background color) and on again at the rate of 2Hz.

## Dynamic Ram Refresh

Dynamic RAM refresh operation is controlled by the TED chip. Five, RAS only refreshes are performed during every raster line, immediately following character fetches. TED guarentees a maximum delay of 3.26msec between the refresh of a single row address in a 256 address refresh scheme. This refresh is totally transparent to the system, since refresh occurs during phase one of the single speed system clock.

## System Clock Doubling

For increased processor throughput, the system clock output from TED doubles frequency from 894KHz (NTSC) to 1.788KHz (NTSC), during non-display times. The horizontal position register counts 456 dots, Ø to 455. During counts of 400-344, while in raster lines Ø to 204, the TED device outputs single clock. During this time TED is doing processor handshaking (counts 400-432), character fetches (counts 432-304), and dynamic RAM refresh (counts 304-344). Outside of this horizontal window TED outputs double clock (1.788KHz). During raster lines 205-261 for NTSC (205-311 for PAL), TED outputs double clock at all times except horizontal counts 304-344 which are single clock to allow for dynamic RAM refresh. If the blanking bit (Register #6) is cleared, the active display is cleared, the screen is filled with border color, and double clock is enabled at all times except refresh.

#### Sound

The TED device has two separate square wave generators. The frequency base for voices 1 and 2 are 10 bit registers (Register #24 and 18 for Voice 1 and Register #15 and 16 for Voice 2. Voice 2 can be selected to be either a square wave generator or a white noise generator. The voice selection and volume control mechanism is Register #17. There are 9 volume levels in TED, ranging from 0 being off to 8 being loud. Programming values of 9-15 in the lower nybble at this register is identical to programming the loudest, volume

		TITLE			<del></del>
COMMODORE		S			
ZE DRAWING NO.	REV				
		SCALE	SHEET	8	OF 22

8, level. Bits 4-6 of this register each individually select Voice 1, Voice 2, or white noise respectively. Voice 2 and white noise cannot be enabled together, instead Voice 2 selection will override white noise selection. The frequency generated by TED is:

FREQUENCY =  $\frac{111860.781}{(1024-x)}$  for NTSC =  $\frac{110840.45}{(1024-x)}$  for PAL

A sampling frequency chart follows.

COMMODORE		TITLE				
LE DINAME ROL	REV	SCALE	SHEET	٥	OF	22

NOTE	BASE REGISTER VALUE (1028-x)	ACTUAL FREQUENCY (HZ)
A	1017	110
B	906	123.5
С	855	130.8
D	762	146.8
E	679	164.7
F	641	174.5
G	571	195.9
Α	508	220.2
В	453	246.9
C	428	261.4
D	381	293.6
E	339	330
F	320	349.6
G	285	392.5
A	254	440.4
В	226	494.9
C	214	522.7
D	190	588.7
E.	170	658
F	160	699
G	143	782.2
A	127	880.7
В	113	989.9
C	107	1.045K
D	95	1.177K
E	85	1.316K
F	80	1-398K
G	71	1.575K

		TITLE				_
COMMODORE						
ZE LAAWING NO.	REY					
	1	SCALE	SHEET	10	OF	-:

## Internal Operation

All internal timing operations are based on the horizontal dot counter. Particular events occur in response to certain counts of both the horizontal position register and the vertical line register.

HORIZONTAL DECODES	HORIZONTA COUNT
Horizontal Sync Start	358
Stop	390
Horizontal Equilization Pulse 1 Start	152
Stop	170
Pulse 2 Start	380
Stop	398
Horizontal Blanking Start	344
Stop	416
Burst Start	384
Stop	4Ø8
Character Window Start	432
Stop	296
External Fetch Window Start	400
Stop	288
Refresh Single Clock Start	288
Stop	328
Character Window Single Clock Start	432
Stop	296
40 Column Screen Start	451
Stop	315
38 Column Screen Start	3
Stop	307
Video Shift Register Start	440
Stop	3Ø4
Increment Blink	336
Increment Vertsub Counter	
Increment Refresh Start	296
Stop	336
Increment Character Position Reload	424
Increment Character Position Start	432
Stop	288
Latch Character Position to Reload	290
End of Screen - Clear Vertical Line, Vertical Sub and Character Reload Registers	384
Increment Vertical Line	376

COMMODORE		TITLE				
ZE DRAWING HO.	REV	SCALE	SHEET	11	OF	2:

Many of the events are qualified by a vertical line count.

VERTICAL DECODES	VERTICAL COUNT
End of Screen PAL End of Screen NTSC Vertical Sync PAL Start Stop NTSC Start	311 261 254 257 229
Stop Vertical Equalize PAL Start	232 251
Stop NTSC Start	260
Stop	226 235
Stop	251 269
NTSC Start Stop	226 244
Attribute Fetch Start Stop	Ø
Frame Window Stop Vertical Screen Window 25 Row	2Ø3 2Ø4
	Start 4 Stop 294
24 Row	Start 8 Stop 200

COMMODORE TITLE	REV	SCALE	SHEET	12	O.F	22
		, The Leavest Control of the Leavest Control				

## TED REGISTER DESCRIPTION

## Internal Timers, Register Ø through 5

Ted contains three 16 bit decrementing interval timers, each partitioned into 2, 8 bit registers. To initiate a new count value, loading the low Byte inhibits counting until the high Byte is loaded. The timers decrement at a 894 KHZ rate for NTSC television systems, 884 KHZ for PAL systems. Each counter generates an interrupt upon decrementing to 0. The sequence for writing to the timers should be:

Disable all interrupts Write low Byte Write high Byte Enable desired interrupts

Care should be taken that long time intervals, more than 125u seconds, do not occur between writing the low and then the high Bytes.

Timer 1 is a sequence interval timer. Registers Ø and 1 when written to initiate the reload value of the timer. When timer 1 is decremented to Ø, the next count occurs from the reload value. Reading Registers Ø and 1 gives the current count valve.

Timers 2 & 3 are free running counters. Upon decrementing to 0 the timers roll over to FF and continue counting. Writing to timer 2 and 3 registers loads directly into the active count. Reading these registers yields the current count.

## Register 6

Bits @-2 of this register determine the vertical scroll position. For a normal 25 row picture with no scroll these bits should be a '3'. Bit 3 is the 24/25 row select. A 'g' in this bit corresponds to 24 rows and a 'l' yields 25 rows. For vertical scroll to occur, bit 3 should be cleared and bits @-2 all set. Decrementing bits @-2 moves character position up scrolling off the uppermost character row. Bit 4 is the blanking bit. Setting this bit to a 'l' gives a normal picture. Setting it to a 'g' blanks the screen and disables all fetches from occuring, allowing for the system clock to run at twice the frequency (1.788MHZ NTSC, 1.768MHZ for PAL) except for 5 refresh cycles per raster line. Bits 5 and 6 are display mode Bits. Setting Bit 5 to a 'l' enables Bit mapped mode, while setting bit 6 enables extended color mode. Bit 7 is a bit used for I.C. testing and must remain a 'g'.

## Register 7

Bits Ø-2 determine the horizontal scroll position. A 'Ø' in these bits allows for no scroll. To institute scroll bit 3 of this register, the 38/4Ø column bit, should be set to 'Ø'. This displays 38 columns and scroll can occur cleanly. Incrementing the 3 LSB of this register pans the character positions to the right.

		TITLE				
COMMODORE						
E DRAWING NO.	REV					
		SCALE	SHEET	13	OF	22

Bit 4 is multicolor mode bit. Setting this bit to 'l' enables multicolor. The freeze bit is bit 5. Setting freeze high stops TED from incrementing the horizontal position, the timers and the vertical position. The system is forced into single clock (894KHZ) and system refresh of dynamic rams. Bit 6 is PAL/. Setting this bit high forces NTSC mode, low corresponds to the PAL mode. Bit 7 is the reverse video off bit. Under normal conditions, bit 7=0, there are 128 character locations. The reverse video character is implimented by setting the MSB of the video matrix pointer to a 'l'. This enables the TED chip to invert the character data and thus reverse video. If an alternate character set of 256 locations is desired, this bit can be set high turning the reverse video feature off and allowing the MSB of the video matrix to define the additional character locations.

## Register 8

This register is the keyboard latch. Writing to Register 8 scans the keyboard lines and latches the appropriate data. Reading the register, reads the latched data.

#### Register 9

The interrupt register indicates any TED interrupt source. Possible interrupt sources are:

Bit 2 indicates a light pen interrupt. The TED computer does not have light pen. This bit is for future expansion. Bit 7 is the interrupt bit. It is the inversion of the interrupt pin. Writing a '1' to the interrupt register clears the individual interrupt bit.

#### Register 19

Register 10 is the interrupt mask register. The individual mask bit corresponds to each of the possible interrupt sources. Setting the bit high enables interrupts to occur. The LSB of this register is the MSB of the raster register. (see Register 11 description)

#### Register 11

In an NTSC television system, 262 raster lines are produced (0 to 261), 312 for PAL (0-311). To detect all possible raster lines a 9 bit register is needed. Register 11 contains the low order 8 bits of this raster register. Register 10 contains the MSB. The raster register is an interrupt source. The raster register value is compared to the current vertical line count. An interrupt is generated 8 cycles before the character window. For a 25 row display the visible raster lines are from 4 to 203.

		TITLE				
COMMODORE						
23 DRAWING NO.	REV					
	ne,	SCALE	SHEET	14	OF	22

Register 12 contains the 2 MSB of the cursor position register. Bits  $\emptyset$  and 1 correspond to cursor bits 8 and 9.

## Register 14

Register 14 contains the low byte of Voice 1 frequency base. All TED sound generators produce square waves.

## Register 15

The low order eight bits of the frequency base for the second voice source are contained in this register. This voice is selectable for either white noise or another square wave generator. This selection is available in Register 17.

## Register 16

This register contains the 2 MSB of Voice 2.

## Register 17

Register 17 has 4 bits of volume control ranging from 0 = 0FF to '8' being loud. Also 3 voice selects are available. Voice 1 select, Voice 2 square wave select and Voice 2 white noise select. The MSB of this register is a bit used for testing. The sound reload bit will clear the sound toggle flops and initiate the reload value of each voice to initialize the active sound count during the appropriate voice incrementing time. This bit will also initiate the white noise random number generator to '1's.

		TITLE				
COMMODORE						
IL FRAWING NO.	REV			a		
1		SCALE	SHEET	15	0.5	22

This register contains the three bit bit map mode address base, the ROM/RAM bank bit, and the 2 bit MSB of voice 1 frequency base. The bit map base determines where in the memory map the bit map dot data can reside. Bits 3 through 5 correspond to BMBØ to BMB2. During TED dot fetches in the bit map mode, BMB2 will become Al5, BMB1 - Al4, and BMBØ-Al3. The ROM/RAM bank bit, bit 2, will force TED dot and character fetches from either ROM or RAM. A 'l' in this bit will force ROM execution a 'Ø' will force RAM.

#### Register 19

This register contains the character base, force single clock bit, and the status bit. The force single clock bit, when set high, inhibits the PH out of TED from doubling frequency during horizontal blanking. The status bit is a read only bit indicating the state of the 2 phantom Registers 62 and 63. If this bit is high it indicates that TED is operating for the ROM bank memory. This bit does not indicate where TED will fetch character or dot information is coming from.

## Register 20

The 5 bit video matrix base, bits 3 through 7, comprise Register 20. The video matrix base determine the memory mapping of the video matrix pointers and the attribute data as shown:

Al5 Al4 Al3 Al2 Al1 VM4 VM3 VM2 VM1 VM8

The attribute and video matrix fetches occur on the raster line preceeding the character row (attribute) and the first raster line of the character row. During these fetches TED will DMA the processor and take complete control of the system bus for both halves of the clock cycle, for 40 consecutive clock cycles.

## Register 21

This register contains a three bit luminance code and a four bit color code-for background Register G. This allows for eight separate luminance level for each 16 colors.

#### Register 22

Register 22 contains the same data as Register 21 for background Register 1.

COMMODORE	REV	TITLE				
1	1	SCALE	SHEET	16	OF	

Background Register 2 data is stored here.

## Register 24

Register 24 is comprised of luminance and color data for background Register 3.

#### Register 25

Luminance and color information for the exterior register (border) is stored in Register 25.

## Register 25

The two MS2 of the character position reload register are bits Ø and 1 of this register. The character position reload increments by forty for each character row completed. For example, during the first character row this register will contain 'Ø'. Upon completion of the eighth raster line of the row the character position bit map reload register will be updated to 40.

		TITLE				
COMMODORE						
S DRAWING NO.	REV					
2 Bright Harris		SCALE	SHEET	17	OF	22

The low byte of the character position reload register is located here. (See Register 26).

#### Register 28

This register contains only 1 bit, the MSB of the vertical line register. The vertical line register contains the current raster line being displayed. For NTSC systems this register will count from Ø to 261, for PAL, Ø to 311.

#### Register 29

The low byte of the vertical line register is contained in Register 29.

#### Register 30

Register 30 is the borizontal position register. Register 30 contains the upper 8 bits of this nine bit register. The LSB increments at a rate too fast to be of any use in programming. Since the borizontal position register actually increments from 0 to 455, Register 30 will contain values of 0 to 228. Negative true data is to be written to this register while positive true data is read.

#### Register 31

This register contains the 4 bit blink rate register and the 3 bit vertical subaddress register. The blink rate register contains the current count of the blink rate timer. This register is incremented once per screen. On overflow a 2HZ signal is generated initalizing the cursor reverse video and any flashing characters. The vertical subaddress counts the eight raster line per character row.

#### Registers 62 and 63

These registers do not physically exist on the TED chip. A write to these locations controls the TED system memory map. Any write to Register 62 results in ROM being selected in memory locations \$8000 (HEX) to \$FFFF (HEX) excluding \$FD00 (HEX) to \$F3FF (HEX) for I/O space and TED space. The TED chip will generate the necessary chip selects and inhibit CAS until a write to Register 63 occurs. Upon this occurrence, the same locations \$8000 (HEX) to \$FFFF (HEX) excluding \$FD00 (HEX) to \$F3FF (HEX) are banked to RAM. CAS occurs when appropriate and chip selects are suspended.

All TED registers, unless otherwise noted, are read/write. It should be noted that care should be taken when writing to Register 26 through 31. These are internally controlled registers. Writing to them can result in a flicker on the screen.

COMMODORE		TITLE				
SIZE INHAMING NO.	REV					
	1027	SCALE	SHEET	18	OF	2

## PINOUT

PIN #	DESIGNATION	SIGNAL DIRECTION	SIGNAL POLARITY	DESCRITPION
1 2 3 4 5 6 7 8 9	A2 A1 AØ VDD CSØ CS1 R/W IRQ	input/output """ input output output input/output output	+true " 5V -true +true -true	address bit 2  " " 1  " " g  power supply low ROM chip select high ROM chip select read/write interrupt
10 11 12	MUX RAS CAS Øout	output " "	11 11	address multiplex switch RAM row address strobe RAM column address strobe 894.9KHZ CPU clock (NTSC)
13 14	COLOR Øin	inpút	+true "	886.7KHZ CPU clock (PAL) chrominance 14.31818MHZ single phase +/- 10% (NTSC) 17.734475MHZ single phase
15 16 17 18 19 20 21 22 23	KØ K1 K2 K3 K4 K5 K6 K7 LUM	input/int pullup """" """" """" """" """" """" """	11 11 11 11 11 11 11	+/- 10% (PAL) keyboard latch 0 " " 1 " 2 " 3 " 4 " 5 " 6 " 7 composite sync and
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39	VSS DB 0 DB 1 DB 2 DB 3 DB 4 DB 5 DB 6 DB 7 SND BA AEC A15 A14 A13 A12	input input/output """ """ """ output output "" input/output "" "" "" "" "" "" "" "" "" "" "" "" ""	OV +true " " +true +true " " " " " " " " "	luminance  power supply  data bit Ø  " " 1  " " 2  " " 3  " " 4  " " 5  " " 6  " " 7  sound  bus available  tri-state control  address bit 15  " " 14  " " 13  " " 15

		TITLE				
COMMODORE						
ZE DRAWING NO.	REV		,			
	1	SCALE	SHEET	19	OF	22

PIN #	DESIGNATION	SIGNAL DIRECTION	SIGNAL POLARITY	DESCRIPTION
4Ø 41	All AlØ	input/output	+true	address bit 11
42	A9	11 (1	"	" " 10
43	A8	u u	"	" " 9
44	A7	11 11	19	" " 8
45	A6	tr tr	**	" 7
46	A5	17 11	tr <sub>.</sub>	" " 6
47	A4	u u	11	
48	A3	11 11	17	" " 4

COMMODORE		TITLE		
ON DHIWARD EL	REV			

#### PIN FUNCTIONS

ADDRESS BUS pins 1 thru 3 and 36 thru 48

The 16 bit address bus is bidirectional. As an input, the microprocessor can access any of the 34 TED control registers. In the output mode TED uses the addresses to fetch Video Matrix Pointers, Attribute Pointers or character cell information. For microprocessor interface TED resides in locations FFGG-FF3F in memory.

DATA BUS pins 25 thru 36

The 8 bit data bus is also bidirectional. The data bus activity can be separated into 2 categories: microprocessor interface and video data interface during the above mentioned fetches.

KEYBOARD LATCH pins 15 thru 22

The 8 bit keyboard latch is used as the keyboard interface. Upon an instruction by the microprocessor to write to the keyboard latch, the information on the keyboard pins is latched by TED and stored until it is retrieved by the microprocessor on a read keyboard instruction. The keyboard pins also provide the active pull up on the keyboard matrix lines. These pull ups source a minimum 600 mamps and maximum 900 m Amps current. The trip point of the keyboard latch is 2.0 Volts.

Two of the keyboard pins also provide testing functions. When these pins are externally driven to 10 volts, they provide specific testing features. KO generates a system freeze function, stoping the horizontal counter, thus freezing the position, and sets all horizontal flip-flops to force TED into the dynamic RAM refresh period and single clock. All flip-flops are then released to allow their manipulation by the horizontal register. KL forces the internal clock division into the NTSC mode.

CHIP SELECTS pins 5 and 6

Ted generates ROM chip selects based on address decoding. CSØ is active during the memory block of 8000-BFFF (HEX). CSl corresponds to C000-FFFF (HEX) in memory. The ROM area of memory can be banked out to overlay RAM, see the description of Registors 3E and 3F (HEX).

DYNAMIC RAM CONTROL pins 9 thru 11

TED generates RAS and CAS for dynamic RAM access. The signal MUX is also generated to externally multiplex the RAM row and column addresses.

READ/WRITE pin 7

R/W is an input to TED to distinguish the type of operation to be performed. TED will actively pull up the system read line during all TED fetches. The read signal is qualified with MUX. The pin is an open source output.

	COMMODORE		TITLE	328.			
Je,	HAWMG HOL	REV					
			SCALE.	SHEET	21	OF	22

INTERRUPT pin 8

The interrupt pin is an open drain output. TED contains four interrupt sources: 3 internal timers and the raster comparator.

#### COUT pin 12

For increased processor throughput, TED doubles the frequency of th system clock during horiztonal and vertical blanking. The actual single clock

- 1) raster lines 0-204 and horizontal positions 400-344
- horizontal positions 304-344

ØIN pin 14

For use in MTSC television systems, TED requires a 14.31818MHZ single phase clock input. For PAL systems, the input clock must be 17.734475MHZ single

COMPOSITE COLOR pin 13

The color output contains all chrominance information, including the color reference burst signal and the color of all display data. The color output is open source and should be terminated with 1K ohms to ground.

COMPOSIT SYNC AND LUMINANCE pin-23

The luminance output contains all video synchronization as well as luminance information of the video display. This pin is open drain, requiring an

pin 33 SCOND

This pin provides the output of the 2 tone generators. The output must be integrated through an RC network and then buffered to drive an external

US AVAILABLE pin 34

Bus Available indicates the state of TED with respect to video memory fetches. BA will go low during phase 1, 3 single clock cycles before TED performs any memory access and will remain low for the entire fetch.

ADDRESS ENABLE CONTROL pin 35

During double clock mode, AEC is always high allowing the 6510 complete control of the system buses. For single clock time periods, when BA has not gone low, AEC will toggle with @2out. This allows TED PHil, time to complete its memory accesses of video dot information while the 6510 performs during PHi2. When TED needs both halves of the cycle to perform it customary PHil dot fetches and PHi2 attribute and pointer fetches, BA will go low. On the fourth PHilout, AEC will remain low until the end of the PHi2 video fetch.

COMMODORE		TITLE		B		
ON DHIWARD E	REV					
		SCALE	SHEET	22	OF	22

7360R7 TIMING SPECIFICATIONS -----NTSC ONLY-----

							_	
	Sing le	clock lo	Single	clock hi	Doubl⇒ c	lock lo	Double c	lock hi
	min	max	min	max	min	max	min	max
Teye in	69.81	69.88						
PW in lo	25	45						
PW in hi	25	45						
Tcyc	1117	1118	1117					
Clock PW	535	585	535	1113 535	558 275	559 295	558 269	559 285
Tc Ihras Ih	60	119	60				233	233
To Ikrash I	229	260	50	118	69	110		
Tc lkmux lh	69	110	220	250	220	268		
Tc lkmuxh l	269	298	68	110	60	110		
To Ikcas Ih	69	110	260	239	269	299		
To Ikcasrd	รอก	365	50	110	60	118		
To lkcasur		363	399	362	399	365		
Tras lmux l	29		428	479	428	479		
Tmux lcas l	35		29		29			
Trasicasi	75		35		35			
Teaswrash	160		75		75			
Tc lkcs 1		305	160		160			
Tc lkcsh	49	110		395		305		395
Tc.lkaec	19	49	49	119				
_	10	40	19	49				110
Puras lo	360	410						
PWras hi	129	200						
PHC35 10	170	369						
PWcas hi	200	359						
		3.5						
Taddoutac		150		450				
Taddoutr l		413		159				
Tdoutstp		7.5	168	49				
Tdouth ld			48				169	
Tdinstp		99	40	129			49	120
Tdinh ld		19		99				99
Taddinstp		19		19				418
Taddinh ld				499				400
				อ				9
								U

		TITLE		
COMMODORE				
E DRAWING NO.	REV		,	
		SCALE	SHEET	OF